A High Speed Latched Circuit for Flash ADC
Yahya Mohammed Ali Al-Naamani1, K.Lokesh Krishna2, Shaik Allabaksh3, T.Shireesha4, G.Rekha5
1Yahya Mohammed Ali Al-Naamani, Department of ECE, Mewar University, Gangarar, Rajasthan, India
2K. Lokesh Krishna, Department of ECE, S. V. College of Engineering, Tirupati, Andhra Pradesh, India.
3Shaik Allabaksh, Department of ECE, S. V. College of Engineering, Tirupati, Andhra Pradesh, India.
4T.Shireesha Department of ECE, S. V. College of Engineering, Tirupati, Andhra Pradesh, India.
5G.Rekha Department of ECE, S. V. College of Engineering, Tirupati, Andhra Pradesh, India.
Manuscript received on September 16, 2019. | Revised Manuscript received on 24 September, 2019. | Manuscript published on October 10, 2019. | PP: 3742-3745 | Volume-8 Issue-12, October 2019. | Retrieval Number: L26651081219/2019©BEIESP | DOI: 10.35940/ijitee.L2665.1081219
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: Practically all electronic systems are realized using integrated circuit(IC) chips. The IC design requires digital signals, but however the physical signals available routinely are either continuous time varying signals or corrupted discrete voltages. These continuous time varying input signals are converted to full voltage swing digital signals by means of a comparator circuit. The comparators use regenerative feedback to transform the output to a full scale digital signal. The core specifications considered in this comparator implementation are power dissipation (PD), propagation delay (tP), output offset voltage and slew rate. The circuit is simulated in CMOS 180nm technology using Tanner EDA tool. The high speed latched comparator circuit is powered with a 1.8V DC power supply and the obtained results show that it operates at 1.67GHz, slew rate is 126 V/µS and the dynamic power dissipation is found to be 0.328mW.
Keywords: Cross-Coupled, DC Power, latch, Propagation Delay, Slew Rate, and Transistor Sizing.
Scope of the Article: Algorithm Engineering