Low Power High Throughput Memory Less Adaptive Filter using Distributed Arithmetic
Paida Chiranjeevi1, B. Venkatesu2
1Paida Chiranjeevi, Department of Electronics and Communication Engineering, Shree College, Gopalapuram, Andhra Pradesh, India.
2B. Venkatesh, Department of Electronics and Communication Engineering, Shree College, Gopalapuram, Andhra Pradesh, India.
Manuscript received on 21 August 2019 | Revised Manuscript received on 27 August 2019 | Manuscript published on 30 August 2019 | PP: 3381-3384 | Volume-8 Issue-10, August 2019 | Retrieval Number: J92190881019 /19©BEIESP | DOI: 10.35940/ijitee.J9219.0881019
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: This paper briefs an area efficient, low power and high throughput LMS adaptive filter using Distributed Arithmetic architecture. The throughput is increased because of parallel updating of filter coefficient and computing the inner product simultaneously. Here we have proposed memory-less design of distributed arithmetic (MLDA) unit. The proposed design uses 2:1 multiplexer’s architecture to replace LUT of the conventional DA to reduce the overall area of the filter. Enhanced compressor adder is used for accumulation of the partial products, which further helps to reduce the area. Parallel updating of the generation and accumulation enhance the throughput of the design. The proposed architecture requires more than half area that required for the existing LUT based inner product block. The proposed design is implemented in synopsis design compiler and the result shows that the area decreased by 52.7% and also the MUX based DA for the Adaptive filter causes 69.25% less power consumption for filter tap N=16, 32 and 64. Proposed design provides 36.50% less Area Delay Product (ADP).
Key words: Adaptive Filter; Distributed Arithmetic; Inner Product Block; Weight-Increment
Scope of the Article: Low-power design