Design and Implementation of VGA, Mixer and Phase Locked Loop
Arun G1, Chaitra N2, Divin Ganapathi T3, Kavana4, Kiran Kumar Humse5
1Arun G, Dept. of ECE, Vidyavardhaka College of Engineering, Mysuru, India.
2Chaitra N, Dept. of ECE, Vidyavardhaka College of Engineering, Mysuru, India.
3Divin Ganapathi T, Dept. of ECE, Vidyavardhaka College of Engineering, Mysuru, India.
4Kavana, Dept. of ECE, Vidyavardhaka College of Engineering, Mysuru, India.
5Kiran Kumar Humse, Dept. of ECE, Vidyavardhaka College of Engineering, Mysuru, India.
Manuscript received on June 10, 2020. | Revised Manuscript received on June 24, 2020. | Manuscript published on July 10, 2020. | PP: 74-78 | Volume-9 Issue-9, July 2020 | Retrieval Number: 100.1/ijitee.I6890079920 | DOI: 10.35940/ijitee.I6890.079920
Open Access | Ethics and Policies | Cite | Mendeley
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: In this paper we discussed about different types of techniques used to design mixer, VGA and PLL circuits for Software Defined Radio (SDR). Software Defined Radio is a type of radio wherein some of the conventional hardware component is replace by a software component making it more versatile. Here we are concentrating on the hardware component of SDR. Various techniques in CMOS technology is reviewed here for example two stage amplifier, cascading of VGA blocks, PLL as a clock generator and conventional fine loop are discussed. By using CMOS technology, the IC chips can be developed within a small area and also power optimization can also be done.
Keywords: VGA, Mixer, Phase Locked Loop.
Scope of the Article: Optical Phase Lock Loop