Loading

FPGA Implementation of RECTANGLE Block Cipher Architectures
Nivedita Shrivastava1, Bibhudendra Acharya2
1Nivedita Shrivastava, Department of Electronics & Communication Engineering, National Institute of Technology Raipur, Raipur-492010, Chhattisgarh India.
2Bibhudendra Acharya*, Department of Electronics & Communication Engineering, National Institute of Technology, Raipur, Raipur-492010, Chhattisgarh India. 
Manuscript received on 02 July 2019 | Revised Manuscript received on 09 July 2019 | Manuscript published on 30 August 2019 | PP: 2382-2391 | Volume-8 Issue-10, August 2019 | Retrieval Number: G5481058719/2019©BEIESP | DOI: 10.35940/ijitee.G5481.0881019
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: In recent time, various lightweight algorithms have been proposed to provide security in a constrained resource environment. With so many algorithms and their different implementations, it is hard to choose the appropriate security primitive for an application. In this work, various hardware implementations of lightweight block cipher RECTANGLE is proposed like Iterative design, 16-bits architecture, Reduced Substitution box design, RAM-based design and Iterative design with Partial loop unrolled. These designs provide aid in overcoming the problem of security in a constrained resource environment. Architectures are designed and implemented in various FPGA platforms. Results are extensively evaluated and compared on the basis of throughput, throughput/slice, area utilization, energy requirement and power consumption for their implementation in different FPGA platforms. Best trade-off among throughput and area is given by Iterative design with partial loop unrolling. It also gave best energy consumption values for all FPGAs. Ram-based design utilized least number of registers for its implementation.
Keywords: BRAM, FPGA, lightweight cryptography, Security, RECTANGLE Cipher, Hardware architecture
Scope of the Article: Cryptography and Applied Mathematics