Power Efficient Successive Approximation ADC With Double Tail Dynamic Latch Comparator
Nagarathinam S
Nagarathinam S, Assistant Professor, Electronics and Communication Engineering, Kumaraguru College of Technology, Coimbatore (TamilNadu), India.
Manuscript received on 05 December 2018 | Revised Manuscript received on 12 December 2018 | Manuscript Published on 26 December 2018 | PP: 337-339 | Volume-8 Issue- 2S2 December 2018 | Retrieval Number: BS2075128218/19©BEIESP
Open Access | Editorial and Publishing Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open-access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: Analog to Digital converters (ADC) are used in medical instruments that serves as an essential part as the interface between analog and digital signal processing system. Low power design is needed for large battery life. Commonly used ADC is the successive Approximation Register (SAR) ADC. The other ADC models are Pipeline ADC, Flash ADC, integration ADC, Sigma Delta ADC. ADCs are chosen by considering resolution, power, size, frequency, performance and so on. A SAR ADC is selected for such applications because of its low power and tiny size. The essential engineering of SAR ADC comprise of sample and hold circuit, SAR, ADC and voltage comparator. This paper deals with double tail dynamic latch comparator which is replaced with thecomparator of SAR ADCs. The parameter estimations, like utilization of power, Signal to Noise ratio and resolution are carried out for SAR ADC. The schematic of SAR ADC has been designed using Tanner tool.
Keywords: Analog to Digital Converters, Sample and Hold Circuit, Low Power, Resolution, SAR ADC.
Scope of the Article: Communication