Performance Analysis of 1 bit HPSC Adder
John Philip B1, Aditya M2, Hashvath SK3, Jitendra Reddy Y4, Maneesha kolla5
1John Philip B, Department of Electronics & Communication Engineering, Koneru Lakshmaiah Educational Foundation, Vaddeswaram, AP, India.
2Aditya M, Department of Electronics & Communication Engineering, Koneru Lakshmaiah Educational Foundation, Vaddeswaram, AP, India.
3Jitendra Reddy Y, Department of Electronics & Communication Engineering, Koneru Lakshmaiah Educational Foundation, Vaddeswaram, AP, India.
4Hashvath SK, Department of Electronics & Communication Engineering, Koneru Lakshmaiah Educational Foundation, Vaddeswaram, AP, India.
5Maneesha K, Department of Electronics & Communication Engineering, Koneru Lakshmaiah Educational Foundation, Vaddeswaram, AP, India.
Manuscript received on November 15, 2019. | Revised Manuscript received on 20 November, 2019. | Manuscript published on December 10, 2019. | PP: 2825-2827 | Volume-9 Issue-2, December 2019. | Retrieval Number: B7194129219/2019©BEIESP | DOI: 10.35940/ijitee.B7194.129219
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: In the technological evolution of integrated circuits, one of the important and considerable issues is the guesstimate of behavioural analysis of the simple circuits. The simplicity of the theory of logical effort is efficient in the evaluation of timing behaviour of the network with normal CMOS implementation. Howbeit this concept is inefficacious with the hybrid circuits as the circuit structure becomes intricate. At the same time, innumerable circuits with the hybrid arrangement which are good enough in various parameters when compared with standard CMOS have been proposed for various applications. Elite coordinated circuits frequently use adders to accomplish better speed to the detriment of intensity utilization or structure exertion. Hence it is particularly required to comprehend the working of full adders as they thus make an effect in the general gadget execution. The circuits developed by hybrid approach use perceptible logic styles to intensify the performance. Hence there is a great necessity to have an efficient timing behaviour method to determine the proper performance of hybrid adder circuits. This paper presents an efficient investigation that gives the designer a higher level of structure opportunity to focus on a wide scope of utilizations and foresee their exhibition. For the standard and exact selection and reducing of a hybrid adder cell two parameters are taken; one is gain and the other one is the selection factor. These can be quantifiable on the single test bench for the executives of vitality productivity. The predictive analysis is firmly established by implementing in Mentor Graphics for the chosen adder blocks
Keywords: Hpsc, Timing Behavior, Hybrid Adder, Gain
Scope of the Article: Behaviour of Structures