Waveform Analysis of New Diode Clamped and Cascaded H-Bridge Multilevel Inverters with PWM Technique
N. Mohan Teja1, R S Ravi Sankar2, Talath Anjum3, P.Sanjay4
1N.Mohan Teja, Vignan’s Institute of Information Technology, Duvvada (A.P), India.
2R.S Ravi Sankar, Vignan’s Institute of Information Technology, Duvvada (A.P), India.
3Talath Anjum, Vignan’s Institute of Information Technology, Duvvada (A.P), India.
4P.Sanjay, Vignan’s Institute of Information Technology, Duvvada (A.P), India.
Manuscript received on 11 March 2014 | Revised Manuscript received on 20 March 2014 | Manuscript Published on 30 March 2014 | PP: 52-55 | Volume-3 Issue-10, March 2014 | Retrieval Number: J15380331014/14©BEIESP
Open Access | Editorial and Publishing Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: This paper presents the waveform analysis of new diode clamped and cascade H-bridge multilevel inverters using Pulse width modulation technique. Multilevel voltage source converters are emerging as a new breed of power converter options for high-power applications. The multilevel voltage source converters typically synthesize staircase voltage wave from several levels of dc capacitor voltages. One of the major limitations of the multilevel converters is the voltage unbalance between different levels. The techniques to balance the voltage between different levels normally involve voltage clamping or capacitor charge control. An analysis of how existing multilevel carrier-based PWM affect switch utilization for the different levels of a new diode clamped and H-bridge inverter are conducted and compared.
Keywords: Clamping Diodes, Cascaded H-Bridge Inverter, Multi Level Inverter, Pulse Width Modulation.
Scope of the Article: Analysis of Algorithms and Computational Complexity