Loading

Optimized S-box and Mix-Columns for AES Architecture for live IP video Encryption and Decryption by Key Generation Through Face Recognition
Jayanthi K Murthy1, Sneha N S2
1Dr. Jayanthi K Murthy, Associate Professor in Department of Electronics and Communication, BMS College of Engineering, Bangalore, India
2Sneha N S, Department of Electronics and Communication, BMS College of Engineering, Bengaluru, India.

Manuscript received on 15 August 2019 | Revised Manuscript received on 21 August 2019 | Manuscript published on 30 August 2019 | PP: 2941-2945 | Volume-8 Issue-10, August 2019 | Retrieval Number: J11060881019/2019©BEIESP | DOI: 10.35940/ijitee.J1106.0881019
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: This paper proposes an AES based Encryption and Decryption of a live IP video used for security in surveillance systems. Here, the key is generated based on neural networks techniques for facial recognition. Principal component analysis and Eigen vector algorithms are used to extract biometric facial features which are used to train the neural network. At the receiver side, the original video plays only if the user is authenticated or else it plays an encrypted video. This work proposes an AES architecture based on optimizing timing in terms of adding inner and outer pipeline registers for each round and Key Expansions. Further by optimizing the Crypto Multiplication for Mix columns via LUT based approach aid in further optimization in terms of timing. LUT and Pipelined based implementation techniques are optimal for FPGA based implementations. ROM table and pipelining are the two techniques used to implement AES. Result indicates that with the combination of pipelined architecture and Distributed/Split LUT-Pipelined techniques, the encryption has higher throughput and speed.
Index Terms: AES, Look up Table, LUT Pipeline Architecture, Principal Component Analysis.

Scope of the Article: Pattern Recognition