Loading

DWT Based Image Steganography with Seven Segment Display Pattern as a Key
Savita D Torvi1, K B Shiva Kumar2

1Savita D Torvi, Research Scholar, Sri Siddhartha Academy of Higher Education, Maralur, Tumakuru, India.

2K B Shiva Kumar, Professor and HOD, Department of Telecommunication Engg. Sri Siddhartha Academy of Higher Education, Maralur, Tumakuru, India.

Manuscript received on 02 October 2019 | Revised Manuscript received on 13 October 2019 | Manuscript Published on 29 June 2020 | PP: 164-169 | Volume-8 Issue-10S2 August 2019 | Retrieval Number: J103008810S19/2019©BEIESP | DOI: 10.35940/ijitee.J1030.08810S19

Open Access | Editorial and Publishing Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open-access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: Steganography is one of the commanding and commonly used methods for embedding data. Realizing steganography in hardware supports to speed up steganography. This work realizesthe novel approach for generation of Key, for hiding and encoding processes of image steganography using LSB and HAAR DWT.The data embedding process is realized with seven segment display pattern as a secret key with various sizes using HAAR DWT and LSB. Maximum hiding effectiveness is also attained from this work. The same is implemented in hardware using reconfigurable device Field programmable gate array to improve the speed, area and power. The proposed work is also evaluated improved PSNR using MATLAB.

Keywords: Seven Segment Display, Steganography, Least Significant Bit (LSB), FPGA, DWT.
Scope of the Article: Next Generation Internet & Web Architectures