Novel Architecture for Binary Multiplication
M. Sangeetha1, Balaji. S2, John Paul Praveen A3, Mohanraj R4
1M. Sangeetha, Department of ECE, Bharath Institute of Higher Education and Research, India.
2Balaji.S, Department of ECE, Bharath Institute of Higher Education and Research, India.
3John Paul Praveen, Department of ECE, Bharath Institute of Higher Education and Research, India.
4Mohanraj R, Department of ECE, Bharath Institute of Higher Education and Research, India.
Manuscript received on 04 July 2019 | Revised Manuscript received on 17 July 2019 | Manuscript Published on 23 August 2019 | PP: 641-643 | Volume-8 Issue-9S3 August 2019 | Retrieval Number: I31300789S319/2019©BEIESP | DOI: 10.35940/ijitee.I3130.0789S319
Open Access | Editorial and Publishing Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open-access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: Multipliers is the basic unit for all signal processing applications and other applications. In all technology advancement it plays a vital role, the targets are low power consumption, increase in speed, reduction in area etc. The computations that are done by a modern computers that includes microcomputers and microprocessor is astronomical. Even with the high speed computer chips the process of the data coming from the devices all over the world requires efficient algorithms and to achieve the compatibility we need to use the chip area effectively. The most often encountered computation in data processing or signal processing is the operation of multiplication. This architecture is to present a novice solution to reduce the total area of the multiplier by modifying the partial products addition multiplier. Generally, to compute the data with high speeds modern hardware uses the Wallace tree or dadda multiplication techniques. By reducing the number of partial products addition the number of gates can be reduced used to obtain the final result. In this proposed method we reduced the real-estate of the chip by using more number of full adder in the earlier stages of the partial products addition which is not present in the conventional multipliers.
Keywords: Signal Processing, Applications
Scope of the Article: Signal and Image Processing