Design and Completion of Asymmetric Single Phase 27 level Cascaded MLI for various PWM Scheme
D. Periyaazhagar1, G. Irusapparajan2
1D.Periyaazhagar, Research Scholar, Department of EEE, Bharath University, Chennai (Tamil Nadu), India.
2G.Irusapparajan, Department of EEE, Mailam Engineering College, Mailam (Tamil Nadu), India.
Manuscript received on 07 April 2019 | Revised Manuscript received on 20 April 2019 | Manuscript published on 30 April 2019 | PP: 792-797 | Volume-8 Issue-6, April 2019 | Retrieval Number: F3911048619/19©BEIESP
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: Multilevel inverter is most fashionable due to bargain switching losses, short costs, minimum harmonic distortion and hug voltage capacity while compared with conventional PWM converters. A latest family of multilevel inverters that has decreased number of separated input DC sources had emerged named as asymmetric multilevel inverter. In this work, theories and use of a variety of PWM modulation schemes for twenty seven level asymmetric multilevel inverters are tested. The relative case study is offered to authenticate the tested modulation scheme through harmonic spectrum analysis, magnitude of output voltage, Total harmonic distortion (THD), and distortion factor (DF). The demonstration of chosen single phase trinary DC source multilevel inverter is established through MATLAB-SIMULINK based simulation. Finally then the experimental result shows that APOD PWM offers AC output with relatively low harmonic distortion. It’s also realized that COPWM strategy is originate to perform superior since it delivers relatively higher fundamental RMS AC output voltage.
Keyword: Single Phase Multilevel Inverter, Multi Carriers, Sixty Degree PWM, Twenty Seven Levels, Cascaded Multilevel Inverter, and Distortion Factor.
Scope of the Article: Digital System and Logic Design