An Efficient un-realization algorithm for privacy preserving decision tree learning using McDiarmid’s bound
T. Satyanarayana Murthy1, N.P.Gopalan2, D.Yakobu3
1T. Satyanarayana Murthy, National Institute of Technology, Tiruchchirappalli, (TamilNadu), India.
2N.P.Gopalan, National Institute of Technology, Tiruchchirappalli, (TamilNadu), India.
3D.Yakobu, Vignan’s Foundation for Science, Technology and Research, Guntur, (TamilNadu), India.
Manuscript received on 05 March 2019 | Revised Manuscript received on 12 March 2019 | Manuscript Published on 20 March 2019 | PP: 499-502 | Volume-8 Issue- 4S2 March 2019 | Retrieval Number: D1S0108028419/2019©BEIESP
Open Access | Editorial and Publishing Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open-access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: ESD204B transmitter is a part of the serialized data interface between logic devices and data converters bases on the JESD204B standards. The organization, where this project is currently executed, is currently developing the JESD204B Tx and Rx IP for the avionics spacecraft applications where the fail proof and function safe and reliable data communication is essential. The verification of this IP is an important phase in the development wherein it is extremely important to perform rigorous tests on the design to confirm its acclaimed functionality and performance. The verification of an IP of this complexity is done in a systematic and efficient way using the Universal Verification Methodology which is basically constructed using the SystemVerilog. A verification environment is built using the UVM to verify the functionality of the IP. The test cases are written to verify each functionality of the design and the randomized stimuli are applied to cover all the possible input scenarios. The code coverage and the functional coverage is determined and further stimuli are applied to achieve the target coverage. The verification of the JESD204B Transmitter IP is completed with a functional coverage of around 39.17% for each test instance and an overall functional coverage of 100% and code coverage of 94.25%. The verification environment can be reused with minor changes to verify the JESD204B Receiver IP.
Keywords: Coverage, IP Verification, JESD204B, Universal Verification Methodology.
Scope of the Article: Communication