Vlsi Design of an Area and Time Efficient Design of Overloaded Cdma Architecture Using Han Carlson Adder
Arulananth T S1, Praveen Sagar2, Anusha B3
1Arulananth T S, Professor, Department of Electronics and Communication Engineering, MLR Institute of Technology, Hyderabad, Telangana, India.
2Praveen Sagar, PG Student, Department of Electronics and Communication Engineering, MLR Institute of Technology, Hyderabad, Telangana, India.
3Anusha B, Assistant Professor, Department of Electronics and Communication Engineering, MLR Institute of Technology, Hyderabad, Telangana, India.
Manuscript received on 05 March 2019 | Revised Manuscript received on 12 March 2019 | Manuscript Published on 20 March 2019 | PP: 241-246 | Volume-8 Issue- 4S2 March 2019 | Retrieval Number: D1S0052028419/2019©BEIESP
Open Access | Editorial and Publishing Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open-access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: On-chip interconnects are the performance bottleneck in modern system-on-chips. Code-division multiple accesses (CDMA) have been proposed to implement on-chip crossbars due to its fixed latency, reduced arbitration overhead, and higher bandwidth. In this paper, we advance overloaded CDMA interconnect (OCI) to enhance the capacity of CDMA network-on-chip (NoC) crossbars by increasing the number of usable spreading codes. Serial-OCI and P-OCI architecture variants are presented to adhere to different area, delay, and power requirements. Compared with the conventional CDMA crossbar, on a Xilinx Spartan-3E FPGA kit, the serial OCI crossbar achieves 100% higher bandwidth, 31% less resource utilization, and 45% power saving, while the parallel OCI crossbar achieves N times higher bandwidth compared with the serial OCI crossbar at the expense of increased area and power consumption. Further to increase the speed of OCI crossbar we are implementing Han Carlson adder in place of parallel adder architecture The use of Han-Carlson adder gives better performance than the existing system by 38% area reduced and 49% speed increased.
Keywords: Code-Division Multiple Access (CDMA) Interconnect, CDMA Router, Network-on-chip (NoC), NoC Physical Layer, Overloaded CDMA crossbar, Carry Select Adder, Han Carlson adder..
Scope of the Article: Communication