Loading

Coefficient Combined and Shift and ADD Implementation (CSSI) Based Tunable Multiplierless Rotator Design
Trivedi Pratik1, Zaveri Tanish2

1Pratik Trivedi*, Electronics and Communication engineering department, Institute of Technology, Nirma University, Ahmedabad, India.
2Zaveri Tanish, Electronics and Communication engineering department, Institute of Technology, Nirma University, Ahmedabad, India.
Manuscript received on January 14, 2020. | Revised Manuscript received on January 21, 2020. | Manuscript published on February 10, 2020. | PP: 616-623 | Volume-9 Issue-4, February 2020. | Retrieval Number: D1315029420/2020©BEIESP | DOI: 10.35940/ijitee.D1315.029420
Open Access | Ethics and Policies | Cite | Mendeley
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Abstract: Signal processing algorithms like Discrete Fourier Transform, Discrete Cosine Transform, and Fast Fourier Transform Transforms find various applications in the field of Image processing, Wireless communication, Robotics, and many others. It covers basically three operations viz. Multiply, Shift and Accumulate. Hence if the input data goes on rising as in cases where high resolution is required the amount of multiply operations also rises significantly. For example the number of complex multiply operations in case of Discrete Fourier Transform is N2 , where N is the number of points. Latency becomes an important issue which needs to be addressed in today’s era as we, humans, thrive for the fastest systems with maximum resolution. To reduce latency we need to either emphasize on reduction in amount of data to be processed or change the processing structure which can affect the overall time to output. Multiplierless techniques for this purpose has been always a research area as it helps in reduction of the later part. Coordinate rotation of digital computer (CORDIC) based techniques are well known for the Multiplierless implementation of the sinusoids. However it carries certain drawbacks viz. large number of iterations and accuracy. This paper provides Coefficient combined & shift and add implementation (CCSSI) based approach for the design of Multiplierless rotators for various transforms for multiple constant rotators as well. The approach improves the range of coefficients with respect to number of adders (the range taken is from 4 to 10 adders) and number of point (the range taken is from 1 to 64 points) compared to the existing approaches and is shown in the results. It also presents a novel tunable Multiplierless architecture. 
Keywords:  CORDIC, CCSSI, DCT, DFT, Multiplierless Rotators.
Scope of the Article: Recent Trends in Microelectronics and VLSI Design