Implementation of Audio CODEC with a Novel Design Methodology
R. Prakash Rao1, A. S. Keerthi Nayani2, Aruna Kokkula3, A. Abhishek Reddy4
1Dr. R. Prkash Rao*, Assoc. Professor, Department of ECE, Matrusri Engineering College, Saidabad, Hyderabad, India.
2Mrs. A. S. Keerthi Nayani, Asst. Professors, Department of ECE, Matrusri Engineering College, Saidabad, Hyderabad, India.
3Mrs. K. Aruna, Asst. Professors, Department of ECE, Matrusri Engineering College, Saidabad, Hyderabad, India.
4Mr. A. Abhishek Reddy, Asst. Professors, Department of ECE, Matrusri Engineering College, Saidabad, Hyderabad, India.
Manuscript received on October 12, 2019. | Revised Manuscript received on 22 October, 2019. | Manuscript published on November 10, 2019. | PP: 2675-2679 | Volume-9 Issue-1, November 2019. | Retrieval Number: A4823119119/2019©BEIESP | DOI: 10.35940/ijitee.A4823.119119
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: Currently in the real-time audio applications fixed point CODEC is being used. But the major disadvantage of such CODEC is the speed and accuracy. Because , as the DSP systems cannot be operated with real-time signal ‘t’, but they can be operated with the discrete time ‘n’ , the real-time analog signal x(t) is to be converted into discrete time signal x(n) by the analog to digital convert (ADC). The most widely used ADC in the signal processing environment is sigma-delta ADC. But, it can operate with the maximum speed of 1MHz. The DSP processor can give several times more speed than sigma-delta ADC. Hence, the speed of DSP system is being limited by sigma-delta ADC, even though the DSP system has the capability to operate with great speed. Similarly, the accuracy is being missed because the floating point samples are converted into fixed point to get the compatibility with fixed point DSP processor. To eliminate these two bottlenecks the novel design methodology has been proposed in which the ADC and DAC have been eliminated and the system is developed by the 16 bit floating point.
Keywords: Fixed Point CODEC, Speed and Accuracy, DSP Systems, ADC, DAC, 16 bit Floating Point.
Scope of the Article: Renewable Energy Technology