Implementation of a Shift Register using Pulsed Latch
T. Santosh Kumar1, T. Anil Kumar2
1T. Santosh Kumar, Assistant Professor, Department of ECE, CMRIT, Hyderabad (Telangana), India.
2Dr. T. Anil Kumar, Professor and Head, Department of ECE, CMRIT, Hyderabad (Telangana), India.
Manuscript received on 04 September 2019 | Revised Manuscript received on 13 September 2019 | Manuscript Published on 26 October 2019 | PP: 50-53 | Volume-8 Issue-11S2 September 2019 | Retrieval Number: K100909811S219/2019©BEIESP | DOI: 10.35940/ijitee.K1009.09811S219
Open Access | Editorial and Publishing Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open-access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: This paper proposes a low strength pass sign in planned making use of a beat lock. Supplanting the ace slave turn-flop with a hook decreases manage usage and vicinity. This method settle the breaking factors of the beat lock. making use of hook we are moving statistics to each the developing side and falling edge the usage of a beat clock created utilizing numerous clock turbines. The accompanying pressure go with the flow register is deliberate and executed utilising the Xilinx VIVADO tool. The proposed 256-piece float registers eat an awful lot much less strength and own plenty much less area at the chip than traditional go with the flow registers with turn-flops.
Keywords: Flip-Flop, Beat Clock, Beat Lock, Flow Sign on.
Scope of the Article: Data Visualization using IoT