Design and Implementation of PERES based 128 bit Parallel Adder using FPGA
Joseph Anthony Prathap1, D. Ruth Chelsia2, D.Shivani3, G.Nithin Kumar4, Md. Sameer5
1Joseph Anthony Prathap, Associate Professor, Department of E.C.E., Vardhaman College of Engineering (Autonomous), Hyderabad, India.
2D. Ruth Chelsia, UG Student, Department of E.C.E., Vardhaman College of Engineering (Autonomous), Hyderabad, India.
3D.Shivani, UG Student, Department of E.C.E., Vardhaman College of Engineering (Autonomous), Hyderabad, India.
4G.Nithin Kumar, UG Student, Department of E.C.E., Vardhaman College of Engineering (Autonomous), Hyderabad, India.
5Md. Sameer, UG Student, Department of E.C.E., Vardhaman College of Engineering (Autonomous), Hyderabad, India.
Manuscript received on November 15, 2019. | Revised Manuscript received on 20 November, 2019. | Manuscript published on December 10, 2019. | PP: 2984-2988 | Volume-9 Issue-2, December 2019. | Retrieval Number: B7679129219/2019©BEIESP | DOI: 10.35940/ijitee.B7679.129219
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: In this work, the parallel adder is designed using the PERES reversible logic gate with the resolution of 128 bits. The reversible logic gates have a unique property of one to one mapping between the input and output vectors. The simulation design is verified using the NI lab view tool for the resolution of 24 bits. For higher resolution designs, the HDL code is developed by making use of the Xilinx Spartan FPGA device. The HDL has several advantages like parallel processing, design compatibility, cost effective, reconfigurable, versatile language and design hierarchy. The performance of the proposed method is validated by comparing the area and power consumption with two FPGA devices.
Keywords: Adders, Reversible Logic Gates, NI Labview, Field Programmable Logic Gates
Scope of the Article: FPGAs